

21st Annual National Defense Industrial Association Systems and Mission Engineering Conference

Long-Term Strategy for DoD Assured Microelectronics Needs and Innovation for National Economic Competitiveness


Kristen J. Baldwin

Office of the Under Secretary of Defense for Research and Engineering

October 24, 2018




Future Defense Systems Advanced Microelectronics Needs



Electronics as a Strategic Issue






Elements of a Strategy for Ensuring Access to (Assured Microelectronics

- Revised trust and assurance policy to address state-of-the-art (SOTA) technology applications, use of commercial parts in DoD systems, and full life cycle vulnerability protection, beginning with secure design and protection of intellectual property (IP)
- Healthy microelectronics verification and validation (V&V) capability
- Access to DoD/Government-unique needs, radiation-hardened by process and radiationhardened by design technologies, in support of space and nuclear modernization, including Diminishing Manufacturing Sources and Material Shortages (DMSMS) foundry-of-last-resort capability
- Adequate workforce expertise and engagement with academia, Defense Industrial Base (DIB), and DoD user communities in prototyping, and development activities to build a domestic knowledge base for design and manufacturing of advanced microelectronics
- Research and Development (R&D) investment to lead development of the next generation microelectronics and protect domestic leadership
- Modernization to deliver modern application-specific integrated circuits (ASICs) and systemson-chips (SOCs), reduced reliance on legacy parts and replace obsolete systems, and enactment of acquisition policies that promote rapid modernization, standards and best practices to facilitate V&V, supply chain risk assessment, and counterfeit detection
- Availability, Access and Assurance at multiple domestic SOTA Foundries and business models to sustain growth and commercial competitiveness

DoD Strategy and Actions





Policy

- Program Protection Plan (PPP), DoDI 5200.44, ITAR, DPA Title III updates
- Strategy/Directive for Assured Microelectronics
- National Security Strategy priority

DMEA

- Maintain and expand the number of trusted suppliers
- Provide access to state-of-the-art trusted flow (TAPO)
- Support sensitive needs and operations

Trusted & Assured Microelectronics

- Assured Access to state-of-the-art foundries through modern trust and assurance methods and demonstration
- Industrial standards for assurance
- Joint Federated Assurance Center Enhancement


DoD MINSEC

- Next generation R&D DARPA (ERI) captured in US
- Modernization & assurance for DoD & nation through Innovation ecosystems
- Radiation hardened micro-electronics for nuclear and space

Domestic Foundry & Packaging

- Multiple competitive State-of-the-Art Foundries on shore
- Leadership in R&D and production
- Strong commercial business models
- Government business model for innovation & assurance

Trusted and Assured Microelectronics (T&AM) Domains and Technical Challenges



Availability


Assured and expanded supply chain for specialized microelectronics for DoD systems
Increased assurance and expanded supply options for Legacy parts


Access

- Lower barriers to safely access and develop advanced semiconductorbased systems to address new threats
 Robust design &
- Robust design & validation tool access

Assurance


- •Leverage an assured global supply and partners in U.S. semiconductor industry
- •Competitive advantage for new markets through enhanced assurance practices





% Programs supported

T&AM New Trust and Assurance Approaches



Implement and demonstrate assurance capability with transition partners

Joint Federated Assurance Center (JFAC) (



- Federation of DoD software and hardware assurance (SwA/HwA) capabilities and capacities
 - Support programs in addressing current and emerging threats and vulnerabilities
 - Facilitate collaboration across the Department and throughout the lifecycle of acquisition programs
 - Maximize use of available resources
 - Assess and recommend capability and capacity gaps to resource
- Innovation of SW and HW inspection, detection, analysis, risk assessment, and remediation tools and techniques to mitigate risk of malicious insertion
 - R&D is key component of JFAC operations
 - Focus on improving tools, techniques, and procedures for SwA and HwA to support programs

Federated Organizations


 Army, Navy, Air Force, National Security Agency (NSA), Defense MicroElectronics Activity (DMEA), Defense Information Systems Agency (DISA), National Reconnaissance Office (NRO), and Missile Defense Agency (MDA) laboratories and engineering support organizations; Intelligence Community and Department of Energy

Portal: https://jfac.navy.mil

JFAC mission is to support programs with SwA and HwA needs

T&AM Program Focus Areas






Microelectronics Trust Verification Technologies



• Verification needed when Trusted Foundry not available

- DoD formed JFAC to provide this service
- Long-term challenge to analyze leading-edge ICs and scale up capacity




DoD, Intelligence Community, and DoE enhancing capability to meet future demand


Verification and Validation Accomplishments

- Hardware Analysis Tool Suite, completed and distributed to JFAC core labs
- Demonstrated die de-processing and imaging of a device, including transistor and metal layers
- Developed methodology for security review of an untrusted, third-party communication network protocol.
- Physical and Functional V&V in support of DoD Programs
- Supply Chain Illumination support to DoD Programs











Design Assurance Accomplishments


 Successfully demonstrated proof of operation for embedded dielet, which allows new microelectronics to be tracked through the supply chain

 Established state-of-the-art design capabilities that provide DoD programs with the same capacity and capabilities as commercial design teams

Developed the Trusted-Silicon Stratus (TSS)
 Distributed Transition Environment (DTE) for hosting design tools, verification tools, and new IP, which will contribute to increased assurance in new DoD systems










Field-Programmable Gate Array (FPGA) Assurance Accomplishments


-Performed supply chain analysis for several FPGAs

- Developed hardware assurance standard operating procedure
- -Formed supply chain sub-group to foster stakeholder collaboration
- Completed survey of FPGA and programmable logic device usage across DoD programs













Radiation-Hardened Microelectronics Accomplishments




- Performed radiation dose tests on state-ofthe-art ASICs
- Tested COTS FPGA-supporting non-volatile memories for radiation hardness
- Established Strategic Radiation Hardened Electronics Council (SRHEC) to oversee requirements and issues across the government
- Surveying foundries for analog circuit radiation hardened production capabilities





Microelectronics Innovation for National Security and Economic Competitiveness (MINSEC)





Disruptive Research & Development


Experts, Infrastructure, Innovation, Venture Capital, Industrial Base, Academia

DoD MINSEC Highlights




		\$2.2B FY19-23 Results & Deliverables
R&D & Security	Develop the Next Generation Technology DARPA Electronic Resurgence Initiative R&D Programs with matching from industry	DARPA ERI Architectures Materials Devices
	Capture & Secure R&D in US Ecosystem Secure design environments, foundry access and enhancement, security support	Secure design environ- ments Secure design environ- ments Secure design environ- ments Secure testin environ- ments Secure testin environ Secure testin Secure testin environ Secure testin environ Secure testin environ Secure testin environ Secure Secure testin environ Secure testin environ Secure testin Secure testin environ Secure Secure testin environ Secure Se
Modernization & Security	New Capability Development w/ Assurance & Insertion into DoD, dual use products (1000x COTS)	Most Advanced Digital Imagers EW Array SoC Secure PNT SoC EW resistant
	Assured COTS Programmable Co-Development	Assured FPGA from 2 vendors ML/AI SoC 2 Chips = 8 Peta FLOPS 400,000 FPS, 240W
	Obsolescence & Replacement	Preserve access to legacy IP and processes Future obsolescence replacement of boards by SoCs
	Workforce Development	100 STEM scholarships including microelectronics specialization
Specialty Needs	Rad-Hard Microelectronics Deliver future nuclear and space modernization	 Domestic USG fab enhanced from 90nm AL to 65nm copper back-end process developed in partnership with NNSA Rad-hard by design developed for 1-2 SOTA foundry offerings with limited testing and qualification (strat-RH)
	RF & Optical Technologies Deliver unique RF and optical technologies for DoD systems	 Secure design and development of radio frequency and optoelectronic IP and test articles JFAC and NSA evaluation and qualification using SOTP and SOTA foundries

New Capability Development Operational View



Create Microelectronics Innovation Throughout the United States





Teaming and Partnerships Are Key to Success 💰

- Many stakeholders are involved in the success of the long-term strategy:
 - Leadership from OSD, Services, and Agencies
 - Performers including Services, DMEA, DARPA, IARPA and other S&T organizations and laboratories
 - Integration and support of functions of:
 - DoD Trusted Foundry Program
 - o DMEA Trusted Supplier Accreditation Program
 - o Joint Federated Assurance Center
 - Microelectronics Assurance S&T and transition activities
 - Building and leveraging partnerships with Defense and commercial industry and academia for National Security and Economic Competitiveness
 - Coordination with other U.S. Government agency partners
- Overall Bottom Line structuring activities to meet acquisition program needs for trust and access to state-of-the-art microelectronics

DoD Research and Engineering Enterprise Solving Problems Today – Designing Solutions for Tomorrow



DoD Research and Engineering Enterprise https://www.acq.osd.mil/chieftechnologist/ **Defense Innovation Marketplace** https://defenseinnovationmarketplace.dtic.mil Twitter @DoDInnovation

For Additional Information



Ray Shanahan Office of the Under Secretary of Defense Research and Engineering 571-372-6558 raymond.c.shanahan.civ@mail.mil